



Astra™ Machina SL2600 Series Developer Kit User Guide

PN: 511-001453-01 Rev B

Table of Contents

1.	Introduction.....	5
1.1.	Scope.....	5
1.2.	Definition of Board Components.....	5
1.3.	Astra Machina System Overview.....	6
1.3.1.	Features.....	7
1.3.2.	SL2610 System Block Diagram.....	8
1.3.3.	Top view of SL2610 Astra Machina developer kit.....	9
1.3.4.	System connectors.....	10
2.	Astra Machina Board Control/Status & System I/O.....	12
2.1.	Bootng Up.....	12
2.2.	LEDs.....	13
2.2.1.	LED locations.....	13
2.2.2.	LED definitions.....	13
2.3.	SM PinStrap and Boot-up Settings.....	14
2.4.	SoC PinStrap and Boot-up Settings.....	14
2.4.	Hardware Manual Button Settings.....	16
2.5.	Hardware Jumper Settings.....	17
2.6.	SL2610 Developer Kit Connectors.....	19
2.6.1.	Locations of core module connectors on top side.....	19
2.6.2.	Locations of core module connectors on bottom side.....	20
2.6.3.	Core module connector definitions.....	20
2.6.4.	Locations of I/O board connectors on top side.....	21
2.6.5.	Locations of I/O board connectors on bottom side.....	22
2.6.6.	I/O board connector definitions.....	23
3.	Daughter Cards.....	24
3.1.	Debug Board.....	24
3.2.	M.2 Card.....	24
3.3.	260-Pins SODIMM Definition.....	25
3.4.	40-Pin Header.....	29
3.5.	Pin-demuxing for Standard Interface Configuration.....	30
3.6.	GPIO Expanders Over I2C.....	34
4.	Bringing Up the SL2610 Astra Machina System.....	37
4.1.	Connecting External Components and Performing Hardware Testing.....	37
5.	References.....	39
6.	Revision History.....	40

List of Figures

Figure 1. SL2610 Core Module (Dimensions: W x H = 69.6 mm x 47.38 mm)	6
Figure 2. I/O Board (Dimensions: W x H = 100 mm x 79 mm)	6
Figure 3. SL2610 System Block Diagram	8
Figure 4. Top view of SL2610 Developer Kit.....	9
Figure 5. Front View	10
Figure 6. Rear View.....	11
Figure 7. LED locations on I/O board.....	13
Figure 8. Locations of manual buttons on I/O board	17
Figure 9. Locations of jumper on I/O board	18
Figure 10. Locations on core module top side.....	19
Figure 11. Locations on core module bottom side	20
Figure 12. Locations on I/O board top side.....	21
Figure 13. Locations on I/O board bottom side	22
Figure 14. Debug board connectivity for UART and JTAG.....	24
Figure 15. 40-Pins header definition.....	29
Figure 16. Short and voltage check points.....	37

List of Tables

Table 1. LED definitions on I/O board	13
Table 2. SM pinstrap and boot-up settings on core module.....	14
Table 3. SoC pinstrap and boot-up settings on core module	14
Table 4. Boot-up settings on I/O board	15
Table 5. Hardware manual button settings definitions on I/O board	16
Table 6. Hardware jumper settings definitions on I/O board	17
Table 7. Core module connector definitions	20
Table 8. I/O board connector definitions.....	23
Table 9. 260-Pins SODIMM definition.....	25
Table 10. SM Pin-demuxing usage.....	30
Table 11. SoC Pin-demuxing usage	31
Table 12. GPIO expanders usage	34
Table 13. I2C bus descriptions	36
Table 14. Short and voltage check points using any test point for ground	38

1. Introduction

The Synaptics Astra™ Machina SL2600 Series Developer Kit enables easy and rapid prototyping of multimodal AI-native IoT applications. A flexible design approach supports a core compute module, an I/O base board, daughter cards for integrated Wi-Fi / Bluetooth connectivity, debug, and programmable I/O. The evaluation system supports the Synaptics SL2619 SoC family that delivers unprecedented levels of price performance for the IoT, and enabled via an open, unified software experience built on Yocto Linux. The Machina SL2600 Series is powered by the open-source Synaptics Torq™ Edge AI platform, leveraging the Torq T1 and the Coral NPU subsystems.

1.1. Scope

This user guide describes the hardware configuration and functional details for the Astra Machina SL2610 core module, I/O board, and supported daughter cards, in addition to the bring-up sequence for the developer kit.

1.2. Definition of Board Components

- **Astra Machina:** Combined system with core module, I/O board, and supported daughter cards.
- **Core module:** Processor subsystem module with key components including SL2610, eMMC, and DDR4.
- **I/O board:** Common base board that includes various standard hardware interfaces, buttons, headers, and power-in.
- **Daughter card:** Add-on boards for supporting various features such as connectivity, debug, and other flexible I/O options.

1.3. Astra Machina System Overview

This section covers system features, block diagrams and top views of the Astra Machina developer kit.




Figure 1. SL2610 Core Module (Dimensions: W x H = 69.6 mm x 47.38 mm)




Figure 2. I/O Board (Dimensions: W x H = 100 mm x 79 mm)

1.3.1. Features

The SL2610-based developer kit includes the following components:

- Main components on the core module:
 - Synaptics SL2610 Dual-Core Arm® Cortex®-A55 embedded IoT processor, up to 2.0 GHz
 - Storage: eMMC 5.1 (32 GB¹)
 - DRAM: up to x16 4GB system memory by 2pcs x8 16Gbit DDR4
 - PMIC: support DVFS in Vcore supply rail
 - MIPI DSI to HDMI 1.4 output
 - SD Card Receptacle
 - Line-out: direct Line Level 2.1-VRMS stereo output
 - DMIC: 2 digital microphones – 1 PDM stereo audio input
- Main components on the I/O board:
 - M.2 E-key 2230 Receptacle: It supports SDIO, UART for Wi-Fi/BT modules
 - USB 2.0 Type-A: 4 ports to support host mode at Hi-Speed.
 - USB 2.0 Type-C: supports OTG host or peripheral mode at Hi-Speed.
 - Push buttons: used for USB-BOOT selection and system RESET.
 - 2pin Header: used for SD-BOOT selection.
- Daughter card interface options:
 - MIPI DSI on 22-pin FPC interface to support 4-lane DSI plus I2C and GPIOs for up to 1080p60 display panel.
 - MIPI CSI on 22-pin at CSIO for 2-lane plus I2C and GPIOs, for up to 2160p30 resolution.
 - JTAG daughter card for debug.
 - 40-pin header for additional functions
 - 4-pin PoE+ connector, with a PoE hat board (purchased separately), it offers an add-on voltage regulator module for PoE+ Type2 (802.3at) power device. Available power shall be 25.5W (Class 4) at 5V pins of 40-pin header to I/O board.
- Type-C power supply with 15V@1.8A.

¹Capacity may vary.

1.3.2. SL2610 System Block Diagram




Figure 3. SL2610 System Block Diagram

1.3.3. Top view of SL2610 Astra Machina developer kit




Figure 4. Top view of SL2610 Developer Kit

1.3.4. System connectors




Figure 5. Front View




Figure 6. Rear View

2. Astra Machina Board Control/Status & System I/O

This section covers boot-up, LEDs status indicators, buttons, connectors, and pin-strap settings.

2.1. Booting Up

The Astra Machina supports booting from three interfaces. Users can select a boot interface before powering up, as follows:

- **eMMC boot:** Default boot interface.
- **SD boot:** Short SD_Boot header by 2.54mm jumper-cap before power-up, see SD_Boot header in [Figure 9](#). Ensure SD-Card with firmware is plugged into SD-slot on core module in [Figure 11](#).
- **USB boot:** Connect USB-C USB2.0 port to the host PC, then follow the procedure in section [2.44](#).

2.2. LEDs

2.2.1. LED locations

Figure 7 shows the LED locations on the I/O board.




Figure 7. LED locations on I/O board

2.2.2. LED definitions

Table 1. LED definitions on I/O board

LED	Color	LEDs Function
D10	Green	LED indicator for USB3.0 Hub is working in normal mode or suspend mode.
D17	Green	LED indicator1 for M.2 device general purpose.
D18	Green	LED indicator2 for M.2 device general purpose.
D37	Green	LED indicator for Power-on status.
D40	RED	LED indicator for Stand-By Status.

2.3. SM PinStrap and Boot-up Settings

Table 2. SM pinstrap and boot-up settings on core module

Pin#	Pin Mux Name	Setting Value Default t*	Resistor Stuffing + stuffed - removed	Description Rpu = OnChip Pull-up Rpd = OnChip Pull-down
N30	PLLBYPS	—	—	Straps for cpuRstByps
		0*	-R190	0: Enable reset logic inside cpu partition
		1	+R190	1: Bypass reset logic inside cpu partition
B24	dft_jtag_sel	—	—	Straps for JTAG_SEL
		0*	-R31	0: ATE/RMA Mode - but Functional JTAG is selected
		1	+R31	1: ATE/RMA Mode - DFT JTAG is selected

2.4 SoC PinStrap and Boot-up Settings

Table 3. SoC pinstrap and boot-up settings on core module

Pin#	Pin Mux Name	Setting Value Default t*	Resistor Stuffing + stuffed - removed	Description Rpu = OnChip Pull-up Rpd = OnChip Pull-down
C5	CPURSTBYP	—	—	Straps for CPURSTBYP
		0*	—	0: Enable reset logic inside CPU partition
		1	—	1: Bypass reset logic inside CPU partition
B13	SOFTWARE_STRAP[0]	—	—	Straps for software usage (Rpu)
		0	-R34	—
		1*	+R34	—
AF27	SOFTWARE_STRAP[1]	—	—	Straps for software usage (Rpd)
		0*	-R35	—
		1	+R35	—
C8	SOFTWARE_STRAP[2]	—	—	Straps for software usage (Rpd)
		0*	-R36	—
		1	+R36	—
B9	SOFTWARE_STRAP[3]	—	—	Straps for software usage (Rpd)
		0*	-R37	—
		1	+R37	—

Table 4. Boot-up settings on I/O board

Net Name	Strap Name	Setting Value Default*	Resistor Stuffing + stuffed – removed	Description Rpu = OnChip Pull-up Rpd = OnChip Pull-down
USB_BOOTn	USB-Boot	—	—	ROM code uses this strap to determine if booting from USB or not (Rpu)
		0	—	0: Boot from USB when USB-BOOT button is pressed while system reset de-assertion.
		1*	—	1: Boot from the device select by boot_src[1]
CONN-SPI.VDDIO1P8.BOOT_SRC1	SD-Boot	—	—	ROM code uses this strap to determine if booting from SD_Card or not (Rpu)
		0	—	0: Boot from SD_Card when SD_Boot header is on while system reset de-assertion.
		1*	—	1: Boot from the device select by boot_src[1] when SD_Boot Header is off.

2.4. Hardware Manual Button Settings

Table 5. Hardware manual button settings definitions on I/O board

Switch Block	Type	Setting	Function
SW6 (RESET)	Momentary Pushbutton	Push	SL2610 Reset Key asserted
		Release	Key de-asserted
SW7 (USB_BOOT)	Momentary Pushbutton	Push	USB boot Key asserted. USB-Boot mode requires a combination of the USB_BOOT key and the RESET button. Refer to the steps below for the detailed entry procedure.
		Release	Key de-asserted

To enter USB-Boot mode, follow these steps:

Note: Prior to these steps, make sure the USB driver is installed successfully on the PC host side. For details, please reference the *Astra SDK Linux User Guide* available on the Synaptics GitHub.

1. Push RESET button to assert system reset to SL2610.
2. Keep pushing RESET button and push USB_BOOT button at the same time for 1-2 seconds.
3. Release RESET button while holding USB_BOOT button, so SL2610 enters USB-Boot mode.
4. Check and wait for the console print... messages.

Once the console print is returned and entered USB boot successfully, release USB_BOOT button.




Figure 8. Locations of manual buttons on I/O board

2.5. Hardware Jumper Settings

Table 6. Hardware jumper settings definitions on I/O board

Ref Des	Type	Pin Connection	Description
JP1	2x1 2.54mm header	1-2	SD_Boot selection
			- Open: Boot from the device select by boot_src[1] - Short: Boot from SD_Card while power-up or system reset de-assertion
JP2	2x1 2mm header	1-2	5V_SEL selection
			- Open: 15V from USB-C adapter Power-In - Short: 5V from USB-C adapter Power-In

To enter SD-Boot mode, follow these steps:

Note: Prior to these steps, make sure SD-Card with firmware is plugged into SD-slot on the core module.

1. Short SD_Boot header by 2.54mm jumper-cap before power-up.
2. Power-up system, then boot-up from SD_Card.

Figure 9 shows the Header locations on the I/O board.




Figure 9. Locations of jumper on I/O board

2.6. SL2610 Developer Kit Connectors

2.6.1. Locations of core module connectors on top side




Figure 10. Locations on core module top side

2.6.2. Locations of core module connectors on bottom side




Figure 11. Locations on core module bottom side

2.6.3. Core module connector definitions

Table 7. Core module connector definitions

Main Ref Des	Connecting Boards/Devices (Ref Des if any)	Functions	Remarks
J1	Stereo Line out	Analog audio L/R	Audio L/R output to 3.5mm Jack.
J2	RGMI1	RGMI1	Connector for RGMI1 signals through 30-pin FPC cable.
J3	MicroSD Card	SDIO card	For microSD type of memory card extension.

2.6.4. Locations of I/O board connectors on top side




Figure 12. Locations on I/O board top side

2.6.5. Locations of I/O board connectors on bottom side




Figure 13. Locations on I/O board bottom side

2.6.6. I/O board connector definitions

Table 8. I/O board connector definitions

Main Ref Des	Connecting Boards/Devices (Ref Des if any)	Functions	Remarks
J1	ISP D/C	SPI	12-pin daughter card to support offline program SPI NOR flash on core module
J2	RJ45 cable	Giga Ethernet	For Wired Ethernet connection
J12	HDMI Sink	HDMI TX	For off-board HDMI Sink device connection
J13	FAN	Heat Dissipation w/ FAN	Not Applicable for SL2610
J17	M.2 2230 D/C	SDIO and PCIe	1x1/2x2 WiFi/Bluetooth card via SDIO PCIe is not applicable for SL2610.
J22	Debug Board	JTAG	XDB debugger for debugging
J32	40-pins Header	UART, I2C, SPI, PDM, I2SI, GPIOs, STSI, PWM, ADC	Flexible for support various D/C
J34	PoE+ D/C	PoE+	4-pin PoE+ daughter card with supporting an add-on 5V voltage to 40pin Header.
J206	MIPI-CSIO adaptor	MIPI-CSI	For MIPI-CSI x2 lane extension, like camera
J207	MIPI-CSI1 adaptor	MIPI-CSI	Not Applicable for SL2610
J208	MIPI-DSI adaptor	MIPI-DSI	For MIPI-DSI x4 lane extension, like panel
J210	USB Device	USB2.0 x2	For USB2.0 extension in Device mode only
J213	Type C power source	Power Supply	Power for Astra Machina rated at 15V/1.8A
J215	Dual-Role USB	USB2.0 OTG	For USB2.0 extension, in either Host or Device mode
J216	USB Device	USB2.0 x2	For USB2.0 extension in Device mode only

3. Daughter Cards

A set of daughter cards supplements the Astra Machina system with a range of extensible and configurable functionalities including Wi-Fi and Bluetooth connectivity, debug options and general purpose I/O. Details of currently supported daughter cards are described in this section.

3.1. Debug Board

Debug Board (Rev5) allows users to communicate with the SL2610 system over JTAG through a Debugger on a PC host. While connecting the Astra Machina and debug board with a 20-pin flat cable, align pin-1 of the 2x10 cable socket at the debug board side with pin-1 of 2x6 header J22 on the developer kit.

Users may communicate with SL2610 over UART on a PC host by using a UART to USB cable commonly available. See the Astra Machina webpage for a list of qualified parts. As an option, the debug board also provides such bridging function based on the Silicon Labs CP2102. A virtual COM port driver is required, and can be downloaded from the following link and installed on the host PC: <https://www.silabs.com/products/development-tools/software/usb-to-uart-bridge-vcp-drivers>

UART on the developer kit and the PC host USB are digitally isolated, with no direct conductive path, eliminating ground loop and back-drive issues when either is powered down.

Figure 14 shows debug board connectivity facilitating UART and JTAG communications.




Figure 14. Debug board connectivity for UART and JTAG

3.2. M.2 Card

An M.2 E-Key socket J17 is provided for a variety of modules in the M.2 form factor. Typical applicable modules support Wi-Fi/BT devices with SDIO

Available modules:

- Ampak AP12611_M2 with SYN43711 WiFi6E/BT5.3 1x1 over SDIO on M.2 adaptor

3.3. 260-Pins SODIMM Definition

A 260-Pins SODIMM connector (PN: TE_2309413-1) joins the core module and the I/O board. [Table 9](#) shows the assignment for the 260-Pins.

Table 9. 260-Pins SODIMM definition

Assignment	Pin#	260-Pins SODIMM	Pin#	Assignment
VDDM_OV6_VTT_CTL (From IO_Exp)	2		1	N/A
XSPI_SDO	4		3	SM_CLKOUT
XSPI_SCLK	6		5	XSPI_CLKn
VDDM_control (From IO_Exp)	8		7	N/A
N/A	10		9	N/A
XSPI_SDI	12		11	N/A
XSPI_SSOn	14		13	N/A
External_Boot_SRCO	16		15	N/A
N/A	18		17	N/A
N/A	20		19	N/A
ETH1_RST (From IO_Exp)	22		21	N/A
SD-CARD_PWR_EN (From IO_Exp)	24		23	N/A
GND	26		25	N/A
N/A	28		27	N/A
N/A	30		29	N/A
GND	32		31	N/A
N/A	34		33	N/A
N/A	36		35	N/A
GND	38		37	N/A
N/A	40		39	N/A
N/A	42		41	N/A
GND	44		43	N/A
USB2_O_Dn	46		45	N/A
USB2_O_Dp	48		47	N/A
GND	50		49	N/A
N/A	52		51	N/A
N/A	54		53	GND
GND	56		55	N/A
N/A	58		57	N/A
N/A	60		59	GND
GND	62		61	N/A

Assignment	Pin#	260-Pins SODIMM	Pin#	Assignment
USB2_1_Dp	64		63	N/A
USB2_1_Dn	66		65	GND
GND	68		67	MIPI_CSI_RD1p
USB2_O_ID	70		69	MIPI_CSI_RD1n
USB-C_VBUS	72		71	GND
USB-A_VBUS	74		73	MIPI_CSI_RDO_n
I2S3_BCLK	76		75	MIPI_CSI_RDO_p
I2S3_DI	78		77	GND
I2S3_DO	80		79	MIPI_CSI_RCKp
2S3_LRCK	82		81	MIPI_CSI_RCKn
I2S2_DI	84		83	GND
URT4_RXD	86		85	N/A
SM_URTO_RXD	88		87	N/A
GPIO_11	90		89	GND
SM_GPIO27	92		91	N/A
SM_GPIO26	94		93	N/A
SM_GPIO34	96		95	GND
N/A	98		97	N/A
N/A	100		99	N/A
N/A	102		101	GND
I2S2_BCLK	104		103	N/A
EXPANDER_INT_REQn	106		105	N/A
BOOT_SRC1	108		107	GND
I2S2_DO	110		109	N/A
I2S2_MCLK	112		111	N/A
I2S2_LRCK	114		113	GND
SM_ADCI[0]	116		115	MIPI_DSI_TDO_n
SM_ADCI[1]	118		117	MIPI_DSI_TDO_p
SM_URTO_TXD	120		119	GND
SM_GPIO16	122		121	MIPI_DSI_TD1n
SPI1_SDI	124		123	MIPI_DSI_TD1p
SPI1_SCLK	126		125	GND
SPI1_SDO	128		127	MIPI_DSI_TCKp
SM_GPIO28	130		129	MIPI_DSI_TCKn
USB2_OCn	132		131	GND
SPI1_SS3n	134		133	MIPI_DSI_TD3n

Assignment	Pin#	260-Pins SODIMM	Pin#	Assignment
SM_GPIO25	136		135	MIPI_DSI_TD3p
SM_TWO_SDA	138		137	GND
SM_TWO_SCL	140		139	MIPI_DSI_TD2p
SM_AUDIO_MUTE@PD	142		141	MIPI_DSI_TD2n
CAMERA_MUTE@PD	144		143	GND
N/A	146		145	GND
N/A	148		147	HDMI_TX_TCKn
N/A	150		149	HDMI_TX_TCKp
HDMITX_HPD	152		151	GND
N/A	154		153	HDMI_TX_TD0n
HDMI_TX_EDDC_SDA	156		155	HDMI_TX_TD0p
HDMI_TX_EDDC_SCL	158		157	GND
LevelTranslator_ENn	160		159	HDMI_TX_TD1n
LT9611-CEC	162		161	HDMI_TX_TD1p
SM_RSTIn@PU	164		163	GND
JTAG_TDO	166		165	HDMI_TX_TD2n
JTAG_TDI & BT-WIFI_wake-up	168		167	HDMI_TX_TD2p
JTAG_TMS & ETH1/2_INT	170		169	GND
N/A	172		171	N/A
N/A	174		173	N/A
URT4_TXD	176		175	GND
SM_TW1_SDA	178		177	HDMI_TX_PWR_EN
SM_TW1_SCL	180		179	JTAG_TCK
TW2_SDA	182		181	SM_GPIO29
TW2_SCL	184		183	JTAG_TRSTn
SM_URT1_CTSn for M.2	186		185	GPIO30
SM_URT1_RTSn for M.2	188		187	SM_URT1_RXD for M.2
PWM2	190		189	GPIO29
GND	192		191	SM_URT1_TXD for M.2
PWR_1V8	194		193	N/A
PWR_1V8	196		195	SM_ADCI3
PWR_1V8_CTL	198		197	SM_ADCI4
PWR_1V8_CTL	200		199	SM_ADCI5
PWR_3V3_CTL	202		201	SM_ADCI6
PWR_3V3_CTL	204		203	SM_ADCI7
GND	206		205	USB_BOOTn

Assignment	Pin#	260-Pins SODIMM	Pin#	Assignment
SDIO1_CLK	208		207	MicroSD-CONN_VOL-SEL
GND	210		209	GePHY_LED1&&STRP[CFG_LDO0]
SDIO1_CMD	212		211	GePHY_LED2&&STRP[CFG_LDO1]
GND	214		213	GND
SDIO1_D0	216		215	RJ45_MDIPO
GND	218		217	RJ45_MDINO
SDIO1_D1	220		219	GND
GND	222		221	RJ45_MDIP1
SDIO1_D2	224		223	RJ45_MDIN1
GND	226		225	GND
SDIO1_D3	228		227	RJ45_MDIP2
GND	230		229	RJ45_MDIN2
PWR_3V3	232		231	GND
PWR_3V3	234		233	RJ45_MDIP3
PWR_3V3	236		235	RJ45_MDIN3
PWR_3V3	238		237	GND
PWR_3V3	240		239	PWR_BL_5V
PWR_3V3	242		241	PWR_BL_5V
GND	244		243	GND
GND	246		245	GND
GND	248		247	GND
GND	250		249	GND
PWR_5V	252		251	PWR_5V
PWR_5V	254		253	PWR_5V
PWR_5V	256		255	PWR_5V
PWR_5V	258		257	PWR_5V
PWR_5V	260		259	PWR_5V

3.4. 40-Pin Header

A 40-pin GPIO header with 0.1-inch (2.54mm) pin pitch is on the top edge of the I/O board. Any of the general-purpose 3.3V pins can be configured in software with a variety of alternative functions. For more information, please refer to the *SL2610 Datasheet*.

Note: Pin16/Pin18 are ADCI[0]/[1], the full-scale voltage is 1.8V@max.



SL2610					
3.3V	1	■	●	2	5.0V
TW2_SDA	3	●	●	4	5.0V
TW2_SCL	5	●	●	6	GND
SM_PWM2	7	●	●	8	SM_URTO_TX
GND	9	●	●	10	SM_GPIO16
SM_GPIO27	11	●	●	12	SM_GPIO34
SM_GPIO26	13	●	●	14	GND
I2S2_DI	15	●	●	16	ADCI[0]
3.3V	17	●	●	18	ADCI[1]
SM_SPI1_SDO	19	●	●	20	GND
SM_SPI1_SDI	21	●	●	22	GPIO29
SM_SPI1_SCLK	23	●	●	24	SM_GPO25
GND	25	●	●	26	SM_SPI1_SS3n
GPIO11	27	●	●	28	SM_URTO_RX
URT4_RXD	29	●	●	30	GND
URT4_TXD	31	●	●	32	SM_GPIO29
GPIO30	33	●	●	34	GND
I2S2_LRCK	35	●	●	36	SM_GPIO28
I2S2_MCLK	37	●	●	38	I2S2_BCLK
GND	39	●	●	40	I2S2_DO

Figure 15. 40-Pins header definition

3.5. Pin-demuxing for Standard Interface Configuration

This section covers pin-demuxing configuration for the SL2610 developer kit.

For System Manager (SM), see [Table 10](#).

For System on Chip (SoC), see [Table 11](#).

Table 10. SM Pin-demuxing usage

SL2610 System Manger (SM) Domain			
PAD NAME	Mode Setting	Default Usage	Default Function description
SM_GPIO0	OPT2	SM_GPIO0	ETH_1_INTÐ2_INT
SM_GPIO1	OPT2	SM_GPIO1	BT_Host_Wake & WiFi_Host_Wake
SM_GPIO2	OPT4	I2S2_MCLK	I2S2_MCLK to 40-PIN
SM_GPIO3	OPT5	SM_I3C_MS_SCL	I2C For PMIC-Vcore DVFS
SM_GPIO4	OPT5	SM_I3C_MS_SDA	I2C For PMIC-Vcore DVFS
SM_GPIO5	OPT1	SM_GPIO5	VCPU/VCORE_ON#
SM_GPIO6	OPT2	SM_SPI1_SS3n	SM_SPI1_SS3n to 40-PIN
SM_GPIO7	OPT7	SM_URT1_RXD	SM_UART1_RXD to WIFI/BT Module
SM_GPIO8	OPT7	SM_URT1_TXD	SM_UART1_TXD to WIFI/BT Module
SM_GPIO9	OPT3	SM_SPI1S_SDO	SM_SPI1_SDO to 40-PIN
SM_GPIO10	OPT3	SM_SPI1S_SCLK	SM_SPI1_SCLK to 40-PIN
SM_GPIO11	OPT3	SM_SPI1S_SDI	SM_SPI1_SDI to 40-PIN
SM_GPIO12	OPT2	SM_TWO_SCL	Power Sensor + IO exp + MIPI_CSIO
SM_GPIO13	OPT2	SM_TWO_SDA	Power Sensor + IO exp + MIPI_CSIO
SM_GPIO14	OPT7	SM_URT1_CTSn	SM_UART1 to WIFI/BT Module
SM_GPIO15	OPT7	SM_URT1_RTSn	SM_UART1 to WIFI/BT Module
SM_GPIO16	OPT1	SM_GPIO16	SM_GPIO16 to 40-PIN
SM_GPIO17	OPT7	SM_URTO_TXD	SM_URTO_TXD to 40-PIN
SM_GPIO18	OPT2	SM_XSPI_CS0n	XSPI 4BIT BOOT for DIAG/UBOOT
SM_GPIO19	OPT2	SM_XSPI_DATA0	XSPI 4BIT BOOT for DIAG/UBOOT
SM_GPIO20	OPT2	SM_XSPI_DATA1	XSPI 4BIT BOOT for DIAG/UBOOT
SM_GPIO21	OPT2	SM_XSPI_DATA2	XSPI 4BIT BOOT for DIAG/UBOOT
SM_GPIO22	OPT2	SM_XSPI_DATA3	XSPI 4BIT BOOT for DIAG/UBOOT
SM_GPIO23	OPT2	SM_XSPI_CLK	XSPI 4BIT BOOT for DIAG/UBOOT
SM_GPIO24	OPT2	SM_XSPI_CLKn	Reserved to SODIMM
SM_GPIO25	OPT1	SM_GPIO25	SM_GPIO25 to 40-PIN
SM_GPIO26	OPT1	SM_GPIO26	SM_GPIO26 to 40-PIN
SM_GPIO27	OPT1	SM_GPIO27	SM_GPIO27 to 40-PIN
SM_GPIO28	OPT1	SM_GPIO28	SM_GPIO28 to 40-PIN

SL2610 System Manger (SM) Domain			
PAD NAME	Mode Setting	Default Usage	Default Function description
SM_GPIO29	OPT1	SM_GPIO29	SM_GPIO29 to 40-PIN
SM_GPIO30	OPT8	SM_CLKOUT	32.768KHz CLOCK (Reserved for SODIMM)
SM_GPIO31	OPT6	SM_URTO_RXD	SM_URTO_RXD to 40-PIN
SM_GPIO32	OPT5	SM_PDM_CLKIO	SM_PDM_CLKIO
SM_GPIO33	OPT2	SM_PWM2	SM_PWM2 to 40-PIN
SM_GPIO34	OPT1	SM_GPIO34	SM_GPIO34 to 40-PIN
SM_GPIO35	OPT1	SM_GPIO35	ETH2 PHY Reset
SM_GPIO36	OPT1	SM_GPIO36	LT9611-RSTn (default PU)
SM_GPIO37	OPT1	SM_GPIO37	DMIC_MUTE _n (default PU)
SM_GPIO38	OPT1	SM_GPIO38	HDMI_PWR_EN for LT9611

Table 11. SoC Pin-demuxing usage

SL2610 System-on-chip (SoC) Domain			
PAD NAME	Mode Setting	Default Usage	Default Function description
GPIO0	OPT2	I2S1_LRCK	I2S1_LRCK to Audio DAC
GPIO1	OPT2	I2S1_BCLK	I2S1_BCK to Audio DAC
GPIO2	OPT2	I2S1_DO	I2S1_DO to Audio DAC
GPIO3	OPT2	I2S1_MCLK	I2S1_MCLK to Audio DAC
GPIO4	OPT1	GPIO4	PIO.EXP_INT
GPIO5	OPT2	I2S2_LRCK	I2S2_LRCK to 40-PIN
GPIO6	OPT2	I2S2_BCLK	I2S2_BCLK to 40-PIN
GPIO7	OPT2	I2S2_DO	I2S2_DO to 40-PIN
GPIO8	OPT2	I2S2_DI	I2S2_DI to 40-PIN
GPIO9	OPT5	PDM_DI1	PDM_DI1
GPIO10	OPT1	GPIO10	LT9611-INT _n
GPIO11	OPT1	GPIO11	GPIO11 to 40-PIN
GPIO12	OPT2	I2S3_LRCK	I2S3_LRCK to WIFI/BT Module
GPIO13	OPT2	I2S3_BCLK	I2S3_BCLK to WIFI/BT Module
GPIO14	OPT2	I2S3_DO	I2S3_DO to WIFI/BT Module
GPIO15	OPT2	I2S3_DI	I2S3_DI to WIFI/BT Module
GPIO16	OPT4	SDIO2_DAT3	SDIO2_DAT3 to SD Card
GPIO17	OPT4	SDIO2_DAT2	SDIO2_DAT2 to SD Card
GPIO18	OPT4	SDIO2_DAT1	SDIO2_DAT1 to SD Card
GPIO19	OPT4	SDIO2_DAT0	SDIO2_DAT0 to SD Card
GPIO20	OPT4	SDIO2_CMD	SDIO2_CMD to SD Card

SL2610 System-on-chip (SoC) Domain			
PAD NAME	Mode Setting	Default Usage	Default Function description
GPIO21	OPT4	SDIO2_CLK	SDIO2_CLK to SD Card
GPIO22	OPT4	SDIO2_CDn	SDIO2_CDn to SD Card
GPIO23	OPT2	TW2_SCL	TW2_SCL to MIPI_DSI +LT9611 + 40-PIN
GPIO24	OPT2	TW2_SDA	TW2_SDA to MIPI_DSI +LT9611 + 40-PIN
GPIO25	OPT1	GPIO25	LT9611_HPD
GPIO26	OPT1	GPIO26	AUD_MUTE _n
GPIO27	OPT3	URT4_TXD	URT4_TXD to 40-PIN
GPIO28	OPT3	URT4_RXD	URT4_RXD to 40-PIN
GPIO29	OPT1	GPIO29	GPIO29 to 40-PIN
GPIO30	OPT1	GPIO30	GPIO30 to 40-PIN
GPIO31	OPT3	RGMI1_MDC	RGMI1_MDC
GPIO32	OPT3	RGMI1_MDIO	RGMI1_MDIO
GPIO33	OPT2	RGMI1_TDO	RGMI1_TDO (30-PIN Connector on Core Module)
GPIO34	OPT2	RGMI1_TD1	RGMI1_TD1 (30-PIN Connector on Core Module)
GPIO35	OPT2	RGMI1_TD2	RGMI1_TD2 (30-PIN Connector on Core Module)
GPIO36	OPT2	RGMI1_TD3	RGMI1_TD3 (30-PIN Connector on Core Module)
GPIO37	OPT2	RGMI1_RDO	RGMI1_RDO (30-PIN Connector on Core Module)
GPIO38	OPT2	RGMI1_RD1	RGMI1_RD1 (30-PIN Connector on Core Module)
GPIO39	OPT2	RGMI1_RD2	RGMI1_RD2 (30-PIN Connector on Core Module)
GPIO40	OPT2	RGMI1_RD3	RGMI1_RD3 (30-PIN Connector on Core Module)
GPIO41	OPT2	RGMI1_RXC	RGMI1_RXC (30-PIN Connector on Core Module)
GPIO42	OPT2	RGMI1_TXC	RGMI1_TXC (30-PIN Connector on Core Module)
GPIO43	OPT2	RGMI1_TXCTL	RGMI1_TXCTL (30-PIN Connector on Core Module)
GPIO44	OPT2	RGMI1_RXCTL	RGMI1_RXCTL (30-PIN Connector on Core Module)
GPIO45	OPT2	RGMI1_CLKOUT	RGMI1_CLKOUT (30-PIN Connector on Core Module)
GPIO46	OPT1	GPIO46	USB2_Ocn
GPIO47	OPT5	RMII2_REFCLK	RMII2_REFCLK (30-PIN Connector on Core Module)
GPIO48	OPT2	RGMI2_TDO	RGMI2_TDO
GPIO49	OPT2	RGMI2_TD1	RGMI2_TD1
GPIO50	OPT2	RGMI2_TD2	RGMI2_TD2
GPIO51	OPT2	RGMI2_TD3	RGMI2_TD3
GPIO52	OPT2	RGMI2_RDO	RGMI2_RDO
GPIO53	OPT2	RGMI2_RD1	RGMI2_RD1
GPIO54	OPT2	RGMI2_RD2	RGMI2_RD2
GPIO55	OPT2	RGMI2_RD3	RGMI2_RD3

SL2610 System-on-chip (SoC) Domain			
PAD NAME	Mode Setting	Default Usage	Default Function description
GPIO56	OPT2	RGMII2_RXC	RGMII2_RXC
GPIO57	OPT2	RGMII2_TXC	RGMII2_TXC
GPIO58	OPT2	RGMII2_TXCTL	RGMII2_TXCTL
GPIO59	OPT2	RGMII2_RXCTL	RGMII2_RXCTL

3.6. GPIO Expanders Over I2C

Due to the considerable number of functionalities covered by the SL2610 developer kit, most of the SL2610 digital pins that have GPIO/GPO pin-demux options are used for other functions. As such, GPIO expanders are used extensively to supplement system control purposes.

Table 12. GPIO expanders usage

Expander GPIO/GPO	I2C#	Domain	Voltage	Direction	Function	GPIO Signaling
GPIO0_0	SM_TWO (0x43)	SM	3.3V	OUT	SDIO_VOL_SEL	O: 3.3V (default)
						1: 1.8V
GPIO0_1	SM_TWO (0x43)	SM	3.3V	OUT	PWR_ON_DSI	O: Power OFF
						1: Power ON
GPIO0_2	SM_TWO (0x43)	SM	3.3V	OUT	VDDM_ON#	O: Power ON VDDM PMICs (2V5/1V2)
						1: Power OFF
GPIO0_3	SM_TWO (0x43)	SM	3.3V	OUT	VDDM-LPQ_OFF#	O: Power ON VDDM-LP PMIC (0V6)
						1: Power OFF
GPIO0_4	SM_TWO (0x43)	SM	3.3V	OUT	STAND-BY_EN	O: Normal status
						1: Entry standby status and devices powered down
GPIO0_5	SM_TWO (0x43)	SM	3.3V	OUT	USB2.0_PWR_EN	O: Power OFF
						1: Power ON
GPIO0_6	SM_TWO (0x43)	SM	3.3	IN	M2-PCle_CLKREQ#	O: Triggered for M.2 PCIe Clock Request
						1: Idle
GPIO0_7	SM_TWO (0x43)	SM	3.3	IN/OUT	GPIO_DSI	In reserved
						In reserved
GPIO1_0	SM_TWO (0x44)	SM	3.3V	IN/OUT	GPIO_CSIO	In reserved
						In reserved
GPIO1_1	SM_TWO (0x44)	SM	3.3V	OUT	M2-PCle_RST#	O: Assertion Reset for M.2 PCIe Module
						1: De-assertion
GPIO1_2		SM	3.3V	OUT	M2-W_DISABLE1#	O: Assertion Disable to M.2

Expander GPIO/GPO	I2C#	Domain	Voltage	Direction	Function	GPIO Signaling
	SM_TWO (0x44)					module by DISABLE1#
						1: De-assertion
GPIO1_3	SM_TWO (0x44)	SM	3.3V	OUT	M2-W_HOST- WAKE#	0: Assertion Wake from Host to M.2 module
						1: De-assertion
GPIO1_4	SM_TWO (0x44)	SM	3.3V	OUT	PWR_ON_CSIO	0: Power OFF
						1: Power ON
GPIO1_5	SM_TWO (0x44)	SM	3.3V	OUT	M2-W_DISABLE2#	0: Assertion Disable to M.2 module by DISABLE2#
						1: De-assertion
GPIO1_6	SM_TWO (0x44)	SM	3.3V	OUT	ETH1_RST#	0: Assertion Reset for ETH1
						1: De-assertion
GPIO1_7	SM_TWO (0x44)	SM	3.3V	OUT	SD_CARD_PWR_EN	0: Power OFF
						1: Power ON

This section describes the Astra Machina's usage of the I²C bus, the equivalence of SL2610's Two Wire Serial Interface (TWSI) bus.

Table 13. I2C bus descriptions

I2C/TWSI Bus	Device	Part Number	Ref Des	Target Address (7-bit)	Location
SM_TWO	Current monitor for PWR_3V3	SGM832AXMS10G	U76	0x40	SL2610 I/O board
	Current monitor for PWR_1V8	SGM832AXMS10G	U77	0x41	SL2610 I/O board
	Current monitor for Vcore, VDDM_2V5, VDDM_1V2	INA3221	U19	0x42	SL2610 Core-Module
	IC GPIO EXPANDER	FXL6408UMX	U12	0x43	SL2610 I/O board
	IC GPIO EXPANDER	FXL6408UMX	U13	0x44	SL2610 I/O board
	Current monitor for VDD_SM	SGM832AXMS10G	U20	0x45	SL2610 Core-Module
	External device connects to MIPI_CSIO connector	N/A	J206	0xXX	SL2610 I/O board
SM_TW1	PMIC for Vcore	SY8827NPKC	U3	0x60	SL2610 core module
SOC_TW2	External device connects to MIPI_DSI connector	N/A	J208	0xXX	SL2610 I/O board
	External device connects to 40pin Header	N/A	J32	0xXX	SL2610 I/O board
	MIPI_DSI to HDMI-Tx converter	LT9611	U8	0x3B	SL2610 Core-Module
SOC_TW3	Not used	N/A	N/A	N/A	SL2610 I/O board

4. Bringing Up the SL2610 Astra Machina System

4.1. Connecting External Components and Performing Hardware Testing

Perform the following steps to connect the external components to the SL2610 developer kit:

1. Connect a Type-C power supply to J213 (PWR_IN).
2. Connect TV to J12 (HDMI_Tx) with a HDMI cable.
3. Connect Network to J2 (RJ45) with an Ethernet cable.
4. Insert USB2.0 flash disk to J216 /J210.
5. Insert USB2.0 flash disk to J215 over Type-C/Type-A dongle.

If there are no short issues, power up the system and check voltages as shown in [Table 14](#), the LED status is shown in [Table 1](#).




Figure 16. Short and voltage check points

Table 14. Short and voltage check points using any test point for ground

Ref Des	Form	Signal	Voltage
TP16	SMD pad	PWR_5V	5.2V +/- 2% [5.096,5.304]
TP15	SMD pad	PWR_3V3	3.3V +/- 1% [3.267,3.333]
TP12	SMD pad	PWR_1V8	1.8V +/- 2% [1.764,1.836]
TP14	SMD pad	PWR_3V3_CTL	3.3V +/- 1% [3.267,3.333]
TP13	SMD pad	PWR_1V8_CTL	1.8V +/- 2% [1.764,1.836]
TP7	SMD pad	PWR_VDDM_2V5	2.5V +/- 2% [2.45,2.55]
TP8	SMD pad	PWR_VDDM_1V2	1.2V +/- 2% [1.176,1.224]
TP9	SMD pad	PWR_VDDM_OV6_VTT	0.6V +/- 2% [0.588,0.612]
TP10	SMD pad	PWR_SoC_VDD_CORE	0.8V +/- 2% [0.784,0.816]
TP11	SMD pad	PWR_VDD_SM	0.8V +/- 2% [0.784,0.816]]

5. References

The following document is applicable to the SL2610 developer kit:

- *SL2610 Product Line of Embedded Processors Datasheet* (PN: 505-001501-01)

6. Revision History

Revision	Description
A	Initial release.
B	Updated Introduction to align with datasheet.



Copyright

Copyright © 2025 Synaptics Incorporated. All Rights Reserved.

Trademarks

Synaptics, SyNAP, the Synaptics logo, Astra, and the Astra logo are trademarks or registered trademarks of Synaptics Incorporated in the United States and/or other countries.

Arm and CoreSight are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. Bluetooth is a registered trademark of the Bluetooth Special Interest Group (SIG). Eardatek is a trademark of Eardatek Co., Ltd. Haier is a trademark of Haier Group. Infineon is a trademark of Infineon Technologies AG. Leadtek is a service mark of Leader Technologies, Inc. OmniVision is a trademark of OmniVision Technologies, Inc. PCI-e is a registered trademark of PCI-SIG. Samtec is a trademark of Samtec, Inc. TOSLINK are trademarks of Toshiba Electronic Devices & Storage Corporation. All other trademarks are the properties of their respective owners.

Contact Us

Visit our website at www.synaptics.com to locate the Synaptics office nearest you.

PN: 511-001453-01 Rev B

Notice

Use of the materials may require a license of intellectual property from a third party or from Synaptics. This document conveys no express or implied licenses to any intellectual property rights belonging to Synaptics or any other party. Synaptics may, from time to time and at its sole option, update the information contained in this document without notice.

INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS-IS," AND SYNAPTICS HEREBY DISCLAIMS ALL EXPRESS OR IMPLIED WARRANTIES, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND ANY WARRANTIES OF NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT SHALL SYNAPTICS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE OF THE INFORMATION CONTAINED IN THIS DOCUMENT, HOWEVER CAUSED AND BASED ON ANY THEORY OF LIABILITY, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, AND EVEN IF SYNAPTICS WAS ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. IF A TRIBUNAL OF COMPETENT JURISDICTION DOES NOT PERMIT THE DISCLAIMER OF DIRECT DAMAGES OR ANY OTHER DAMAGES, SYNAPTICS' TOTAL CUMULATIVE LIABILITY TO ANY PARTY SHALL NOT EXCEED ONE HUNDRED U.S. DOLLARS.