
# **O**synaptics<sup>•</sup>



The Synaptics Astra<sup>™</sup> Machina Micro dev kit enables rapid prototyping for the Synaptics SR100 Series of highperformance, context-aware, multimodal AI MCUs. The dev kit brings interfaces and I/O ranging from qSPI for storage, M.2 for connectivity, digital mics for voice processing, and MIPI-CSI for multiple camera inputs. The SR100 series of MCUs – including SR110, SR105, and SR102 deliver AI-accelerated performance at all power levels in combination with ultra low-power multimodal sensing.



### Features

SR100 Series MCU Dev Kit:

- Synaptics SR100 Series SoC
- Storage (xSPI): pSRAM & QSPI
- 2xDMICs
- 1 Buck-boost converter
- 1x 3-Axis accelerometer
- 1xALS (Ambient Light Sensing)


Daughter card interface and I/O header options:

- MIPI CSI-0, camera sensor input
- MIPI CSI01, output
- General Purpose 20-pin I/O header 1: PDM1, I2S, SDIOO

## Synaptics Astra Machina Micro

SR100 Series MCU Dev Kit

- General Purpose 20-pin I/O header 2: I2C, SPI UART1, PDMO
- UARTO (4-pin header)
- Debug ports: JTAG, UART
- M.2 E-key 2230 slot for SDIO, UART, PCM
- USB 2.0 Type-C: HS (480Mb/s), device controller
- Push buttons: system reset, PMU enable/ disable, SoC Reset, User button
- Camera and audio mute
- 2-pin header: external Vbat supply optional
- Type-C power supply with 15V @ 1.8A



### System Block Diagram



# **O**synaptics

### Copyright

Copyright @ 20

### Trademarks

Synaptics; the Synaptics logo; add other trademarks here, are trademarks or registered trademarks of Synaptics Incorporated in the United States and/or other countries.

All other trademarks are the properties of their respective owners.

#### Contact

Visit our website at www.synaptics.com to locate the Synaptics office nearest you.

PN: 190-000435-01 Rev A

#### Notice

This document contains information that is proprietary to Synaptics Incorporated ("Synaptics"). The holder of this document shall treat all information contained herein as confidential, shall use the information only for its intended purpose, and shall not duplicate, disclose, or disseminate any of this information in any manner unless Synaptics has otherwise provided express, written permission.

Use of the materials may require a license of intellectual property from a third party or from Synaptics. This document conveys no express or implied licenses to any intellectual property rights belonging to Synaptics or any other party. Synaptics may, from time to time and at its sole option, update the information contained in this document without notice.

INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED "AS-IS," AND SYNAPTICS HEREBY DISCLAIMS ALL EXPRESS OR IMPLIED WARRANTIES, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, AND ANY WARRANTIES OF NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT SHALL SYNAPTICS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH THE USE OF THE INFORMATION CONTAINED IN THIS DOCUMENT, HOWEVER CAUSED AND BASED ON ANY THEORY OF LIABILITY, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, AND EVEN IF SYNAPTICS WAS ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. IF A TRIBUNAL OF COMPETENT JURISDICTION DOES NOT PERMIT THE DISCLAIMER OF DIRECT DAMAGES OR ANY OTHER DAMAGES, SYNAPTICS' TOTAL CUMULATIVE LIABILITY TO ANY PARTY SHALL NOT EXCEED ONE HUNDRED US DOI LARS